Abstract-This work presents a quadrature voltage-controlled oscillator (QVCO) realized by on-chip trans-directional (TRD) couplers. The TRD coupler is implemented by sections of parallelcoupled lines connected by shunt capacitors periodically. The TRD couplers allow decoupling the DC path between input and output. Thus, it can make connections with active circuits easier, eliminating some off-chip biasing circuits. Since the quadrature signals are generated by 90 • hybrid couplers, the oscillator core can be optimized for circuit performance without considering the generation of quadrature signals. A Ka band QVCO fabricated in CMOS 0.18 µm technology was designed to verify the effectiveness of the proposed QVCO structure. The measurement results reveal that the quadrature output signals of QVCO have about −1.52 dBm output powers with less than 1 dB amplitude imbalance and less than 6 • phase difference in the frequency range of 31.9 to 32.7 GHz. The best measured phase noise of the QVCO is −110.6 dBc/Hz at 1 MHz offset from the center frequency. The figure-of-merit of the circuit is 187.5 dBc/Hz.
INTRODUCTION
QVCO is a widely used component in modern digital communication systems. Wireless transceivers usually adopt the quadrature local oscillation signaling scheme to reject unwanted image signals during the up-or down-conversion of the communication signals. In published papers, the most commonly used structure is the one using two pairs of cross-coupled VCOs connected by parallel or series coupling transistors [1] [2] [3] [4] . However, such a structure is difficult to operate above 20 GHz because of the device delay of the cross-coupling transistors and the parasitic effect of the interconnections inside the circuits [5] [6] [7] [8] . Another disadvantage of this structure is that a compromise must be made among quadrature accuracy, power consumption and phase noise. Therefore, a rotary traveling-wave topology is proposed to form the multiphase VCO [9] in which phase delay lines are used, limiting its operation bandwidth. Besides, lots of CMOS VCOs or QVCOs adopt open drain buffers as output stages, leaving the separation of DC and RF path to off-chip circuits such as bias-Ts [10] [11] [12] . For a single chip solution, adding on-chip DC blocking circuits will enlarge chip sizes and deteriorate the output signals.
In [13] , a novel TRD coupler implemented by parallel coupled microstrip lines is proposed as shown in Fig. 1 . This coupler is constructed by sections of coupled lines with shunt capacitors placed periodically between them. Unlike codirectional and contradirectional couplers [14] [15] [16] , the through and coupled ports of this TRD coupler are on the same microstrip line. Thus, it has the benefit of DC isolation between input and output ports. And it does not use the composite right/left handed structure [17] [18] [19] [20] . When connected to active circuits, it is possible to utilize this feature to save DC blocking circuits. In [13] , quadrature hybrids based on the TRD coupler have been designed and fabricated. Good quadrature phase difference and amplitude balance between the two output ports over a 26% bandwidth have been achieved in this work. In this paper, we propose a novel QVCO in which two quadrature hybrids implemented by TRD couplers are connected to the output ports of a cross-coupled VCO to generate quadrature signals. Since the required quadrature phase and equal amplitude of the quadrature signals mainly depend on the performance of the quadrature hybrids, the cross-coupled VCO can be optimized to achieve lowest phase noise or maximum output power. Due to the TRD couplers, circuits for DC and RF separation can also be avoided.
To verify the characteristics of the proposed QVCO, a Ka-band prototype was designed and fabricated in CMOS 0.18-µm technology. The measured results show that the output power at each port reaches −1.52 dBm in the frequency range of 31.9 to 32.7 GHz. The best measured phase noise is −110.6 dBc/Hz at 1 MHz offset frequency of the carrier frequency. The figure-of-merit (FOM) is 187.5 dBc/Hz which is considered high for a Ka-band QVCO.
In the following section, the analysis and design of the proposed quadrature hybrids based on the TRD couplers is presented. In Section 3, the proposed QVCO is designed and fabricated. Finally, conclusions are given in Section 4.
DESIGNS AND IMPLEMENT OF THE TRD COUPLER
A TRD CPW coupler as shown in Fig. 2(a) is consisted of identical sections of parallel coupled CPWs and shunt capacitors implemented by floating plates. The floating plate in each cell creates extra capacitances among itself, the coupled lines and the ground. The equivalent circuits are shown in Fig. 2(b) . To increase the capacitance between the floating plates and the coupled lines, the CTM5 layer is added between the two metal layers to reduce the effective distance between them [21] (Fig. 2(c) ).
According to the even-and odd-mode analysis in [13] , the impedance Z e , Z o , and the loaded capacitor C e , and C s of the cells of TRD coupler, as shown in Fig. 3 , can be derived as
where parameters N , k, θ and f mean the number of cells, coupling factor, electrical length of the coupled-line, and center frequency, respectively. Comparing of Fig. 2 and Fig. 3 , the equivalent circuit parameters of the floating plate can be related as follows Length (µm) 880
Number of Cells N 4 θ 66
Ce ( fF ) 14.6 According to [13] , the larger the number of sections adopted in the design of the TRD coupler, the wider the operation bandwidth. It also mentions that the bandwidth increase is very small when the number of cells changes from four to six or more. EM simulation also indicates that the output of the through and coupled ports will deteriorate as the number of cells becomes larger. Thus, a four-cell design is selected as a compromise between bandwidth and insertion loss.
Based on the design Equations (1)-(4) and the equivalent model, a 3-dB TRD coupler operating at 30 GHz is designed and simulated. The complete circuit is simulated by Agilent Advanced Design System (ADS) software. However, due to the minimum line width limitation of TSMC 0.18 µm CMOS process, a port impedance of 27 Ω is required to lower the even-mode characteristic impedance of the coupled line such that it can be realizable. Also, the line widths of the couplers are also limited by the current density on the metal strip, imposing a minimum line width of 13.5 µm. The circuit parameters of this coupler are listed in Table 1 . The computed results according to (1)-(4) and the TRD model in Fig. 3 are presented in Fig. 4 . It can be seen that the bandwidth is from 25.95 to 33.8 GHz under the criteria of 90 • ± 5 • phase difference and ±1 dB amplitude difference. Since the port impedance of the coupler is no longer matched to the 50 Ω measurement standard, it is expected that the measured performance will be degraded. Fig. 5 (a) shows the computed result after taking into the account of the mismatch. The isolation, return loss and coupling factor are all degraded. To remedy this, C e and C s are fine-tuned from 14.6 fF to 1.2 fF and from 202 fF to 185 fF, respectively. Fig. 5(b) shows the initial computed results after this adjustment. Significant improvement in return loss and amplitude imbalance is observed at the sacrifice of phase difference as indicated in Table 2 . which shows the performance comparison before and after fine-tuning the shunt capacitance.
The C s value can be approximated by the ideal parallel plate capacitor model, while the C e value has to be extracted from fullwave simulation. The C e value mainly depends on the distance of the edges of the floating plates to the ground. By changing the size of the floating plate, the required C e and C s values can be realized. Fig. 6 shows that the extracted capacitances from the simulated results of the floating plate with a size of 26 µm × 15.5 µm match the required capacitances. The total electrical length of the proposed coupler is only 66 • as a result of the added shunt capacitances. Figure 7 shows the full-wave simulated result of the whole chip including the tapered leads and pads as shown in Fig. 8 . The chip area including the pads is 1.1 mm × 0.46 mm. The measured S-parameters and phase difference are shown in Fig. 9(a) . The comparison of simulated and measured phase and amplitude differences are shown in Fig. 9(b) . As it shows, even though there is mismatch between the coupler and the 50 Ω test standard, the performance is still acceptable as a 90 • hybrid. The measured performance is listed in Table 3 
DESIGNS AND IMPLEMENT OF THE QVCO CIRCUIT
By connecting the differential output ports of a cross-coupled NMOS pair to two 90 • hybrids, as shown in Fig. 10 , a QVCO with four signal outputs with quadrature phase difference is formed. The isolation ports are terminated with 50 Ω to further reduce the reflected power to the input ports, avoiding disturbance to the core of the resonant tank. The proposed configuration of the QVCO has several advantages. First, the required orthogonality of the output signals mainly depends on the performance of the 90 • hybrids and is not influenced by the VCO itself. Therefore, the VCO can be optimized to achieve the lowest phase noise or largest output power without considering the generation of accurate quadrature signals. Second, the DC bias of the buffers of the VCO is fed from the isolation ports of the couplers. Thus, the RF chokes to the DC sources can be omitted. Due to the isolation between the input and output ports of the TRD couplers, the DC blocks to the outputs can be eliminated, too. The use of TRD couplers also results in the reduction of electrical length from typical 90 • to 66.7 • . All these merits of TRD couplers make it easy to fabricate all components of the QVCO on a single chip. Third, unlike Lange couplers or contra-directional couplers, the outputs of TRD couplers are on the same side, eliminating cross-over circuits
L1 L2 Figure 10 . The schematic of the QVCO using proposed TRD couplers.
which add unpredictable losses and phase delays. Fourth, the proposed QVCO uses only two buffers comparing to four in traditional QVCOs which require one on each quadrature output path. Thus, the circuit is simpler and power consumption of the output buffers is reduced. Note that by setting the gate bias of the transistors in the output buffers to the supply voltage (VDD), stable operation against VDD variation and the required operating region can be achieved with a simple circuit configuration [22] . The main drawback of the proposed QVCO is the larger chip area to form the TRD couplers. However, its size can be reduced further by using meander-like and stacked transmission-lines to form the TRD couplers. And it may be more convenient to combine with the other circuit such as mixer.
To reach the start-up condition for oscillation at as high as 30 GHz in 0.18 µm technology, an NMOS cross-coupled pair is adopted to decrease the parasitic capacitance in the transistors. At the same transconductance, PMOS transistors exhibit more parasitic capacitance, lowering the oscillation frequency of the resonant tank. The NMOS M1 of the core circuit is composed of 18 fingers with aspect ratio 1.84 µm/0.18 µm (width/length). The NMOS M3 of the buffer circuit is composed of 64 fingers with aspect ratio 1.5 µm/0.18 µm (width/length). The accumulated-mode MOS varactor C 1 is formed by N-type diffusion and the thick oxide [21] . The thick oxide MOS varactor has a lower tuning sensitivity and a higher quality factor than the normal thin oxide varactor because it can decrease the electric field in the oxide. Thus, it can achieve a good phase noise when used to form a resonance tank. The MOS varactor is composed of 10 branch, and each branch is 0.5 µm × 2.5 µm in size. A center-taped inductor is used to implement L 1 and L 2 to minimize the chip area and to maximize the quality factor. By properly forming the inductor, the maximum quality factor of the inductor can be located at close to the operating frequency to improve the circuit performance. The simulated results reveal that the output power of the QVCO is greater than −1 dBm with a phase noise of −107 dBc/Hz at 1 MHz offset from the carrier frequency 30 GHz.
The QVCO was fabricated in CMOS 0.18 µm mixed signal process. The size of the QVCO including the testing pads is 1.39 mm×0.68 mm. The photograph of the QVCO is shown in Fig. 11 . Fig. 12 shows the measured frequency tuning range and output power level of the quadrature output ports. The frequency tuning range is from 31.9 to 32.7 GHz with tuning voltage (Vtune) varied from 0 to 1.8 Volt. The amplitude imbalance of the orthogonal signals is less than 1 dB, which is also consistent with the measured results of the TRD coupler in Fig. 9(a) . Operating at the supply voltage of 1.3 V, the current consumptions for the core circuit and each buffer of QVCO are 16.3 mA and 27 mA, respectively. The output power is −1.52 dBm. Part of the reason of this higher output power can be attributed to the TRD couplers. They enable direct supply of the bias voltage at the isolation ports without extra on-chip or off-chip RF chokes which cause extra power loss.
Direct measurement of the phase difference of the QVCO signals are very challenging at such a high frequency [23] . Since in our QVCO, the 90 • phase difference required by QVCO is generated by the couplers, the performance of the couplers will determine the phase characteristics of the QVCO. From the measured results of our couplers, a phase difference of 90 • ± 6 • is achieved in the frequency 21.65 ∼ 32.70 GHz. 
where L(f offset ) is the phase noise at the offset frequency from the center frequency f osc and P dc is the core power consumption in milliwatts. It reveals that the FOM of the QVCO is 187.5 dBc/Hz. This good result can be attributed to the simple configuration of the VCO and the adoption of the TRD couplers to generate the quadrature outputs. Finally, the comparison of the characteristics of QVCO with other reported QVCOs is shown in Table 4 . Comparing to [3] and [26] which operate at similar frequency range, the proposed QVCO achieves the best output power and phase noise, but worse phase difference which can be fixed if the TRD couplers matching to 50 Ω can be implemented under the constraint of the 0.18 µm CMOS process. 
CONCLUSION
This work presents a new topology of the realization of CMOS QVCO by using the TRD couplers. It uses two TRD couplers, which can eliminate the use of RF chokes, to obtain the orthogonal signals. Since the phase error and amplitude imbalance of the orthogonal signals of the proposed QVCO are mainly determined by the characteristics of the coupler, the design of VCO may be optimized for better phase noise and higher output power. A 1.39 mm × 0.68 mm prototype of this QVCO operating at 30 GHz is designed and built in TSMC 0.18 µm CMOS process. An output power level of −1.52 dBm and best phase noise of −110.6 dBc/Hz are measured. A figure-of-merit of 187.5 dBc/Hz is also achieved.
